ISSCC 2012 / SESSION 10 / HIGH - PERFORMANCE DIGITAL / 10 . 6 10 . 6 3 D - MAPS : 3 D Massively Parallel Processor with Stacked Memory
نویسندگان
چکیده
Several recent works have demonstrated the benefits of through-silicon-via (TSV) based 3D integration [1-4], but none of them involves a fully functioning multicore processor and memory stacking. 3D-MAPS (3D Massively Parallel Processor with Stacked Memory) is a two-tier 3D IC, where the logic die consists of 64 general-purpose processor cores running at 277MHz, and the memory die contains 256KB SRAM (see Fig. 10.6.1). Fabrication is done using 130nm GlobalFoundries device technology and Tezzaron TSV and bonding technology. Packaging is done by Amkor. This processor contains 33M transistors, 50K TSVs, and 50K face-to-face connections in 5×5mm footprint. The chip runs at 1.5V and consumes up to 4W, resulting in 16W/cm power density. The core architecture is developed from scratch to benefit from single-cycle access to SRAM.
منابع مشابه
A High Performance Parallel IP Lookup Technique Using Distributed Memory Organization and ISCB-Tree Data Structure
The IP Lookup Process is a key bottleneck in routing due to the increase in routing table size, increasing traıc and migration to IPv6 addresses. The IP address lookup involves computation of the Longest Prefix Matching (LPM), which existing solutions such as BSD Radix Tries, scale poorly when traıc in the router increases or when employed for IPv6 address lookups. In this paper, we describe a ...
متن کاملA High Performance Parallel IP Lookup Technique Using Distributed Memory Organization and ISCB-Tree Data Structure
The IP Lookup Process is a key bottleneck in routing due to the increase in routing table size, increasing traıc and migration to IPv6 addresses. The IP address lookup involves computation of the Longest Prefix Matching (LPM), which existing solutions such as BSD Radix Tries, scale poorly when traıc in the router increases or when employed for IPv6 address lookups. In this paper, we describe a ...
متن کاملISSCC 2017 / SESSION 3 / DIGITAL PROCESSORS / 3 . 7 3 . 7 A 1920 × 1080 30 fps 2 . 3 TOPS / W Stereo - Depth Processor for Robust Autonomous
Precise depth estimation is a key kernel function to realizing autonomous navigation on micro-aerial vehicles (MAVs). The state-of-the-art semi-global matching (SGM) algorithm has become favored for its high accuracy. In particular, it effectively handles low texture regions due to its global optimization of the disparity between a left and right image over the entire frame. However, SGM involv...
متن کاملAssociative Processor Thermally Enables 3-D Integration of Processing and Memory
3-D integration of conventional massively parallel processors is challenging due to high temperatures and hotspots. An Associative Processor (AP) is a viable candidate for such applications as it exhibits close to uniform thermal distribution with lower temperatures and fewer hot spots. Performance and thermal analysis supported by simulation confirm that associative processing enables 3-D inte...
متن کامل( 8 - 3 ) Three - Dimensional Device Simulation on A Super Parallel Computer : ADENA
This paper presents parallel algorithm and performance in three-dimensional device simulation on a super parallel computer : ADENA ( Alternating Direction Editing Nexus Array ) [ 1 ], [ 2 ]. The massively parallel computation of the splitting-up CG and BCG methods is easily obtained on the ADENA computer. To realize the physical device modeling as a practical device CAD, the high-speed computat...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2012